(30) Priority Data: 09/021,619



WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6: H04.1 3/22		(11) International Publication Number:	WO 99/41863
22013 3323	Al	(43) International Publication Date:	19 August 1999 (19.08.99)
(21) International Application Number: PCI/U	JS99/0260		AU, AZ, BA, BB, BG, BR.
(22) International Filing Date: 5 February 1999	(05.02.90	DI, CA, CH, CN, CU, CZ, DE	3, DK, EE, ES, FL GB, GD

(71) Applicant: OSICOM TECHNOLOGIES, INC. [US/US]; 9990 Mesa Rim Road, San Diego, CA 92121 (US).

11 February 1998 (11.02,98)


(72) Inventors: CHENG, Xin; 12707 Heritage Gien Court, San Diego, CA 92130 (US). HUANG, Shouhus; 16162 Sher Lane #71, Huntington Beach, CA 92130 (US).

(74) Agent: BERLINER, Robert, Fulbright & Jaworski L.L.P., 29th floor, 865 S. Figueroa Street, Los Angeles, CA 90017-2576 (US). I) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurrasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SB, OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published

With international search report.

(54) Title: TIME DIVISION MULTIPLEXING EXPANSION SUBSYSTEM



(57) Abstract

The present invention provides an expansion subsystem for dense wavelength division multiplexing systems allowing for the time division multiplexed transmission of lower speed information-bearing signals without regard to data rate or transmission format. The subsystem includes a transmitting station having data buffers, encoders for encoding a unique identification code from a channel identification generator, data scramblers, a multiplexing clock and a time division multiplexing unit, and a receiving station generally the mirror image of the transmitting station.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	av	
MA	Armenia	FI	Pinland	LT	Lithmola	. SI	Slovenia
AT.	Austria	FR	Prance	. เม็	Laxembourg	SK	Slovakia
LU	Australia	GA	Gabon	LV		SN	Senegal
Z	Azerbaljan	GB	United Kingdom	MC	Latvia Monaco	SZ	Swaziland
BA	Boenia and Herzegovina	GE	Georgia	MID		TD	Chad
3.5	Barbados	GH	Ghana	MG	Republic of Moldova	TG	Togo
3B	Belghm	GN	Guinea	MK	Madaguscer	TJ	Tajikistan
7	Burkina Faso	GR	Greece	mĸ	The former Yugoslav	TM	Turkmenistan
iG.	Bulgaria	RU	Hungary	ML	Republic of Macedonia	TR	Turkey
U	Benin	IB	Peland	MN	Mali	TT	Trinidad and Tobago
R	Brazil .	IL	Israel	MR	Mongolia Mauritania	UA	Ukraine
Y	Belarus	LS	Iceland	MW		UG	Uganda
:A	Canada	IT.	Italy	MX	Malawi	US	United States of America
¥	Central African Republic	JP	Japan	NE.	Mexico	UZ	Uzbekistan
:G	Congo	KB	Kenya		Niger	VN	Viet Nam
H	Switzerland	KG	Кугдуанан	NL	Netherlands	YU	Yugoslavia
1	Côte d'Ivoire	KP	Democratic People's	NO	Norway	ZW	Zimbabwe
M	Cameroon		Republic of Korea	NZ	New Zealand		
N	China	KIR	Republic of Korea	PL	Poland		
U	Cuba	KZ	Kezakitan	PY	Portugal		•
2	Czoch Republic	LC	Saint Lucia	RO	Romania		
B	Germany	ũ	Licchtenstein	RU	Russian Federation		
K	Denmark	LK		8D	Sodan		
R	Estonia	LR	Sri Lanka Liberia	SE	Sweden		
_			LUCTE	8G	Singapore		

PCT/US99/02602

TIME DIVISION MULTIPLEXING EXPANSION SUBSYSTEM

TECHNICAL FIELD OF THE INVENTION

The present invention relates to time division multiplexing (TDM) subsystems which transmit multiple channels of information on a single channel of a Dense Wavelength Division Multiplexing (DWDM) system, and accommodates a variety of data formats and data rates.

BACKGROUND OF THE INVENTION

Telecommunications and data communications systems represent a substantial and rapidly growing portion of the communications industry.

Such growth has been particularly intense in the past ten years.

Unfortunately, the current system capacity is far too limited for these rapidly expanding applications, particularly optical fiber systems. It is quite expensive to construct new fiber optic lines. Thus, various methods have been considered for increase the system capacity, such as optical dense wavelength division multiplexing (DWDM), frequency division multiplexing (FDM), and time division multiplexing (TDM).

in a DWDM system, multiple optical signal channels are carried over a single optical fiber, each channel being assigned a particular optical wavelength. By using a single, existing optical fiber to carry multiple channels, DWDM has been found to be an efficient approach for increasing the capacity of the current communication systems and better utilizing the existing transmission media, optical fiber.

Each channel in current DWDM systems can carry data at speeds up to about 2.5 Gb/s to 10 Gb/s. This works well for data that is being

transmitted at such speeds, however it is obviously quite inefficient to use a channel capable of 10Gb/s to transmit a signal at a substantially lower data rate (often lower than 500 Mb/s). For instance, input signals in the STS-1 format are typically transmitted at about 51.84 Mb/s, while data in the FDDI and Ethernet formats are usually transmitted at about 100Mb/s, data in the ATM, Fiber Channel and STS-3 formats at about 155 Mb/s, data in the ESCON format about 200 Mb/s, and data in other audio-video-data mixed transmission formats may range from about 150 Mb/s to 200 Mb/s. Thus valuable fiber-optic bandwidth is being employed to transmit-far less information than capacity would indicate. What is needed is to find some means to efficiently transport signals with working speeds of about 50 Mb/s to 500 Mb/s on a DWDM system.

TDM modules have been employed in an attempt to avoid such inefficiency. At the transmitting end of a TDM system, an electronic switch (multiplexing unit) picks up signals from each of multiple input channels, in 15 a predetermined "channel-by-channel" order. A resulting multiplexed signal, which combines such input signals, is constructed and forms the "output" or transmitting end of the TDM. Ideally, the output signal is transmitted at the combined speeds of the various input signals. The multiplexed signal is distributed to receiving terminal equipment as the 20 output of transmitting end of the module. Such receiving terminal equipment includes devices made by 3Com, Cisco, Hewlett-Packard, IBM, Alcatel, Amp, Lucent, Tektronix, and Osicom. Generally, output signals are sent to the same kind of terminal equipment as provided the initial 25 input signal.

Prior art TDM modules were designed for to work only with a single, fixed data format. For example, some modules were designed to operate only with data in the FDDI format, while others work only in the Ethernet format, and still others only with one of the remaining formats, such as SDH/SONET ATM, Fiber Channel, and others. Thus systems in which data in a variety of formats must be transmitted cannot use prior art TDM

PCT/US99/02602

WO 99/41863

limited.

25

30

systems. Furthermore, such prior art TDM systems required expensive

and complicated format-specific terminal equipment. Many prior art TDM modules are not capable of adjusting to differing data rates and have to be specially designed for multiplexing at only a single specified rate. Thus such units have limited usefulness in modern communications networks, which often must transmit data of varying data formats and at differing speeds. To overcome this problem, some prior art TDM modules have included a data rate adjustment feature. Unfortunately this is not a true adjustment of the modules data rate, but rather a modification of the input signal to meet some standard data rate. Typically 10 this means that the input signal must either be supplied with redundant data to increase the data rate or some data from the signal will be removed to reduce the signal data rate. The former may work, but at the expense of transmitting unwanted data, wasting scarce waveband, and the later will degrade the performance of the input signal. Another attempt to overcome 15 this problem has been to design units capable of handling either a specified data rate or an even multiple of that rate ("step-by-step"). For example, a unit has been designed that can accept data in both the STS-1 and STS-3 formats (respectively 51.84 Mb/s and 155.52 Mb/s, the later being exactly three times the former). Obviously, such a system is quite 20

Some prior art systems use a "header" to identify a particular channel. Unfortunately, such headers must typically be lengthily, and thus result in an unnecessarily (and wastefully) high data rate to transmit both the header and the underlying signal before available buffer space has been exhausted.

Furthermore, some prior art units are prone to error when if any of the TDM channels are temporarily inactive. Such problems are often due to the inability to determine the signal horizon in the event of a null signal (repeating zeros) as well as certain other repetitive signals (e.g., repeating 1's and /or 0's: "001100110011..." etc.).

20

25

30

WO 99/41863

PCT/US99/02602

Some of prior art TDM modules require the input signals operate on one-fifth of the data rate which the module components can handle, due to the use of an independent system clock. Such units either operate on lower data rate or require the very expensive working components that are capable of handling such high data rates (i.e., five times the actual data transfer rate).

An additional problem with prior art TDM modules, designed for existing network and terminal equipment, is that any change in equipment, such as replacing the module, required that both the TDM system and the DWDM system be shut down.

What is needed is a TDM expansion module adapted for use in a DWDM system, which can handle data in numerous formats, that is expandable, can handle data at higher transmission speeds (form 50 Mb/s to 500 Mb/s), achieves this result at a minimal cost in terms of data loss, functionality, and reliability.

SUMMARY OF THE INVENTION

The present invention provides an expansion subsystem for dense wavelength division multiplexing systems allowing for the time division multiplexed transmission of lower speed information-bearing signals without regard to data rate or transmission format.

In a first aspect, the present invention provides a modular time division multiplexing expansion subsystem for transmitting a plurality of incoming information-bearing signals between a first station and a second station over a single transmission medium, including a first station with at least one multiplexer module, including a plurality of data buffers which receive incoming information-bearing signals and derive a respective input clock signal therefrom; a channel identification generator, generating a unique pseudo-random channel identification code for each of said respective signals independent of any channel identification encoded in said signals; a plurality of encoders, sequentially adding different bits from

10

15

20

25

30

PCT/US99/02602

the unique code to the signal at predetermined intervals, independent of any frame or synchronization signal within said signal, to form an encoded data signal having a faster data rate than said respective signal; a plurality of data scramblers, converting the encoded signal into a format that can be directly modulated, transmitted and demodulated without signal boosters or amplification, according to a predetermined algorithm; a time division multiplexing unit, combining output signals from said scramblers, sequentially transferring an output signal from each scrambler at different time slot, and forming a time division multiplexed signal for transmission from said first station to said second station; and a multiplexing clock, for receiving data speed in the form of signals from one or more of the data buffers, and transmitting synchronizing pulses to the channel identification generator, the plurality of data scramblers, and the time division multiplexing unit; a second station including at least one demultiplexer module comprising a time division demultiplexing unit, located at the second station, for dividing the signal from the first station, deriving the data speed therefrom, and transmitting demultiplexed signals over a plurality of data channels; a plurality of unscramblers, one for each data channel, receiving the demultiplexed signal and converting it back into an encoded data signal; a demultiplexing clock, for receiving data speed in the form of signals from the time division demultiplexer, and transmitting at least one synchronous pulse based thereupon; a decoder for receiving said synchronous pulse, removing said unique identification code from said signal, and returning the signal substantially to its original form; an identification verifying unit, comparing the unique identification code from a given signal with the predetermined code for that signals data channel, sending a synchronizing signal to said time division demultiplexing unit if said identification code from said signal does not correspond to said predetermined for that signals data channel; wherein said information-

bearing signals may be transmitted between a first station and a second

PCT/US99/02602

station over a single transmission media independent of transmission format.

In other aspects of the present invention, the data buffers, encoders, scramblers, channel identification generator, and time division multiplexing unit are able to operate over a wide range of data rates; the channel identification generator and identification verifying unit are substantially identical in structure; the second station further comprises at least one time division multiplexer, and the first station further comprises at least one time division demultiplexer, allowing for bidirectional operation; the plurality of encoders add at least a first predetermined integer number of bits from the unique channel identification code after every second predetermined integer number of bits of said respective signal; the first predetermined integer number is one and said second predetermined integer number is eight; the data scrambler predetermined algorithm further comprises converting said respective signal by an Exclusive OR algorithm based upon predetermined binary number; the predetermined binary number is at least seven bits in length; the plurality of data buffers include a first data buffer, a second data buffer and one or more subsequent data buffers, and if the multiplexing clock has not acquired data speed or lost data speed, the clock initially checks said first data 20 buffer for data speed, and if no data speed is acquired, then checks said second data buffer, and if no data speed is acquired, in turn checks subsequent data buffers, repeating the pattern, until data speed is acquired; the data scrambler further comprises a single chip with said Exclusive OR algorithm and said binary number contained therein; the 25 unique pseudo-random channel identification codes are stored in a shift registrar or in read-only memory; the information-bearing signals received by said multiplexer module are at substantially the same data rate; the multiplexer module further comprises a plurality of multiplexer modules wherein the output of at least one multiplexer module forms the input of another multiplexer module, in cascade fashion to accommodate a greater

PCT/US99/02602

number of incoming information-bearing signals than a single multiplexer module could accommodate; and the demultiplexer module further comprises a plurality of demultiplexer modules wherein at least one of said demultiplexed signals, output from at least one demultiplexer module, forms the input of another demultiplexer module, in cascade fashion, to

forms the input of another demultiplexer module, in cascade fashion, to accommodate a greater number of incoming information-bearing signals than a single demultiplexer module could accommodate.

BRIEF DESCRIPTION OF THE DRAWINGS

- FIG. 1 schematically depicts a communication system with the TDM subsystem constructed according to the present invention.
 - FIG. 2 schematically depicts the transmitting end of the TDM subsystem in FIG. 1.
- FIG. 3 schematically depicts the receiving end of the TDM subsystem in FIG. 1.
 - FIG. 4 schematically depicts a communication system with the TDM subsystem arranged in a multi-level cascade combination.
 - FIG. 5 schematically depicts a communication system with the TDM subsystem arranged for bidirectional communications.
- FIGS. 6-A & 6-B schematically depict a communication system with the TDM subsystem arranged for bidirectional communications in a multi-level cascade combination, with Fig. 6-A showing the transmitting station and Fig. 6-B the receiving station.

25 <u>DETAILED DESCRIPTION OF THE INVENTION</u>

FIG. 1 depicts the time division multiplexing (TDM) data transmission system 100 constructed according to the present invention. The TDM data transmission system includes a transmitting station 110 and a receiving station 120. The transmitting station 110 includes and is interconnected to two or more terminal signals, such as terminal signal 102, terminal signal 104, and terminal signal 106, which form the input of

PCT/US99/02602

WO 99/41863

25

30

the system. The input signals may be telecommunication or data communication signals in virtually any format, such as the FDDI, Ethernet, Fiber Channel, ESCON, ATM, and SDH formats. The signal are generally produced by one of any number of signal sources, such as commercially available signal generators by 3Com, Cisco, Alcatel, Lucent, Tektronix, and Osicom. For simplicities sake, only three terminal signals (102, terminal signal 104 and 106) are shown. However, additional terminal signals can be accommodated.

Groups of terminal signals (e.g., 102, 104 and 106) are combined together by a single time division multiplexer, such as time division 10 multiplexer 200-A. Time division multiplexers adequate for this application are commercially available from such vendors as Vitesse. Additional time division multiplexers, for example time division multiplexers 200-B and 200-C, may also be included, each connected to their own group of terminal signals (shown only as arrows). The combined signals are then 15 sent to DWDM multiplexer/transmitter 300, which combines the combined signals from different time division multiplexers (such as time division multiplexers 200-A, 200-B, and 200-C), perhaps with optical or electronic signals from other sources (not shown). A variety of DWDM multiplexer/transmitters are commercially available from a number of 20 sources, including Osicom. The newly DWDM multiplexed signal is then passed through optical waveguide medium, such as optical fiber 400, which transports the signal to the receiving station 120, which includes a DWDM demultiplexer/receiver 500. DWDM demultiplexer/receiver 500 is similarly commercially available from a number of sources, including Osicom. The DWDM demultiplexer/receiver 500 separates the multiplexed signals by wavelength, segregating the signals from individual time division multiplexers, such as time division multiplexers 200-A, 200-B, and 200-C, as well as optical or electronic signals from other sources (not shown). The signals from a given time division multiplexer are sent to a counter-part time division demultiplexer, so that, for example, signals from

20

25

30

9

WO 99/41863

PCT/US99/02602

time division multiplexer 200-A are sent by the DWDM demultiplexer/receiver 500 to time division demultiplexer 600-A, while those from time division multiplexer 200-B are sent to time division demultiplexer 600-B, and time division multiplexer 200-C to time division demultiplexer 600-C. Time division demultiplexers may be obtained from the same vendors as time division multiplexers.

The transmitting station 110 may have any number of time division demultiplexers, but for simplicities sake, focus will be on time division demultiplexer 600-A. Time division demultiplexer 600-A reverses the process of time division multiplexer 200-A and divides the output signals. Thus each terminal signal (such as terminal signal 102) is recovered from the multiplexed signals and restored to its original form. For instance, terminal signal 102 is restored as output signal 702, terminal signal 104 as output signal 704, and terminal signal 106 as output signal 706.

Referring to Fig. 2, the transmitting station 110 of the TDM data transmission system 100 is shown, which includes terminal signals, such as terminal signal 102, terminal signal 104, and terminal signal 106, time division multiplexer 200-A and DWDM multiplexer/transmitter 300. Time division multiplexer 200-A is shown in some detail and includes a data buffer for each terminal signal, such as data buffer 202, data buffer 204, and data buffer 206, for processing terminal signals 102, 104 and 106, momentarily storing data until clock is acquired and for determinating the data speed from the terminal signal and communicating it to a clock generator 240. Appropriate clock generators and data buffers are commercially available from vendors such as Motorola and National Semiconductor. In a preferred embodiment, the data buffer has a memory capability of eight bytes. Each data buffer's output (labeled $D_{1,2...N}$) is transmitted to an encoder, such as encoders 212, 214, and 216. Appropriate encoders are commercially available from vendors such as Motorola and National Semiconductor. Thus, data buffer 202's output (labeled D₁) is transmitted to encoder 212, data buffer 204's output

30

10

(labeled D₂) is transmitted to encoder 214, and data buffer 206's output (labeled D_N) is transmitted to encoder 216. The encoders (212, 214 and 216) add an identification signal supplied by a channel ID generator 250 to the terminal signal. Suitable channel ID generators are commercially available from suppliers such as Motorola and National Semiconductor. Each encoder's output (labeled E_{1, 2,...N}) is transmitted to a data scrambler, such that encoder 212's output (labeled E₁) is transmitted to data scrambler 222, encoder 214's output (labeled E₂) is transmitted to data scrambler 224, and encoder 216's output (labeled E_N) is transmitted to data scrambler 226. The data scramblers (222, 224 and 226) alter the output of the encoders according to a preset algorithm to avoid unrecognizable data (discussed below). Such data scramblers are commercially available from suppliers like Motorola and National Semiconductor.

The time division multiplexing unit 230 combines the output signals (labeled $F_{1,2...N}$) from the various data scramblers together by sequentially picking up each output signal at different time slot, one bit at a time, and forming a time division multiplexed signal (labeled M) which is transmitted to the DWDM multiplexer/transmitter 300. The DWDM

multiplexer/transmitter 300 may also receive as inputs other time division multiplexed signals (not shown) from other time division multiplexers, such as time division multiplexer 200-B and time division multiplexer 200-C, as well as signals from other optical and electronic sources. The time division multiplexing unit 230 is commercially available from any number of sources, such as Vitesse. The DWDM multiplexer/transmitter 300 combines all of these signals onto a single optical waveguide, such as optical fiber 400, which transports the combined signal to a receiving station.

The clock generator 240 receives the data speed of the input signal from the data buffers (e.g., 202, 204 and 206) and generates a main system clock, in the form of synchronous pulses, based upon the speed of

PCT/US99/02602

WO 99/41863

the input signal, to control that time division multiplexer (e.g., 200-A). The synchronous pulses are sent to the encoders (212, 214, and 216), the data scramblers (222, 224 and 226), the channel ID generator 250, and the time division multiplexing unit 230. The synchronous pulses sent to the various components may be a different speeds, depending upon the component. For example, because the encoders add a data bit to the signals (see below) a faster pulse is required to that component. In a preferred embodiment, the clock will initially read data speed from data buffer 202. If a data speed is readable from that buffer, the clock will transmit the synchronous pulse described above. If no data speed is readable from data buffer 202 (perhaps, for instance, if that channel is not operational or has no data), the clock generator 240 will next attempt to read data buffer 204, and repeat the same process until it acquires data speed from one of the buffers. If that buffer subsequently loses data speed (again, perhaps that channel temporarily has no signal) the clock generator 240 will continue to repeatedly check other buffers until an operational one is found. If all buffers are non-operational, the clock generator 240 will generate an artificial system clock, until one of the buffers has a signal.

The channel ID generator 250 generates a unique channel ID

(labeled I_{1,2,...N}) for the marking of each channel by the encoders (212, 214, and 216). Typically, this is in the form of unique pseudo-random one-hundred and twenty seven (127) bit numbers sent to each encoder. Such numbers may be stored in a shift register or read-only memory, or in other means, by the channel ID generator 250. For instance, ID I₁ is sent to encoder 212, ID I₂ is sent to encoder 214, and ID I_N is sent to encoder 216. In a preferred embodiment, the encoder will insert one bit of the pseudo-random number every eight bits of the data buffer's output (labeled D_{1,2,...N}).

The data scramblers (222, 224 and 226) each utilize an Exclusive
30 OR algorithm based upon a different binary number for each scrambler.
The binary numbers must be of sufficient length and diversity to assure

25

30

PCT/US99/02602

that they will not likely be duplicated in the data buffer's output. It has been found that a seven bit binary is usually adequate for this purpose. The binary and the Exclusive OR algorithm (as well as the necessary output hardware) can be impressed upon a single chip, which can also be used to unscramble the data at the receiving station 120. Thus the data scrambler 222 will avoid data recognition problems caused by a null signal (repeating zeros) as well as other signals (repetitive 1's, "001100110011..." etc.) where the signal horizon is difficult to determine. Indeed, as noted below, since clock acquisition on the receiving end is based upon the signal speed, and the channel ID is embedded within the signal, making such a determination is highly important to the functioning of the TDM data transmission system 100.

Referring to Fig. 3, the receiving station 120 of the TDM data transmission system 100 is shown, which includes a DWDM

15 demultiplexer/receiver 500, a time division demultiplexer 600-A, and output signals, such as output signal 702, output signal 704 and output signal 706. Time division demultiplexer 600-A segregates out signals from individual time division multiplexing units (such as time division multiplexing unit 230) and transmits them as respective output signals 20 (such as output signals 702, 704, and 706).

Time division demultiplexer 600-A is shown in some detail and includes a time division demultiplexing unit 610 for dividing the multiplexed signals received from a time division multiplexing unit (e.g., time division multiplexing unit 230 shown in Fig. 2) and for transmitting such individual signals (labeled $G_{1,2,...N}$) one bit at time to respective unscramblers (i.e., 622, 624, 626) on a rotating basis, acquiring clock and receiving a synchronization signal from a channel ID verifying unit 660, such as those available from Motorola and National Semiconductor. Each unscrambler (i.e., 622, 624, 626) utilizes the same Exclusive OR algorithm, based upon the same respective binary numbers, as does the data scrambler whose output is being unscrambled (that is, unscrambler 622 and data scrambler

PCT/US99/02602

222 use the same binary, as do unscrambler 624 and data scrambler 224, as well as unscrambler 626 and data scrambler 226). In fact, in a preferred embodiment the same binary can be used for all the scramblers and unscramblers. Each unscrambler outputs a data signal (labeled H_t, 2_N) to a respective decoder (632, 634, and 336), which reads and removes the channel ID generated by the channel ID generator 250 and added by the encoders (212, 214, and 216) in Fig. 2. Suitable unscramblers and decoders are commercially available from vendors such as Motorola and National Semiconductor, and transmit the channel ID to the channel ID verifying unit 660. The channel ID verifying unit 660 compares the channel ID from each decoder with the pre-stored channel ID assigned to that decoder. If the channel ID matches, no action is taken by the channel ID verifying unit 660. If they do not match, indicating that the particular signal is in the wrong channel (e.g., signal H, misdirected to decoder 634), the channel ID verifying unit 660 sends a re-synchronization 15 signal (labeled J) to the time division demultiplexing unit 610 to skip a channel a single time in the demultiplexing process. Then the channel ID verifying unit 660 again compares the channel ID to the pre-stored channel ID assigned to that channel. If there is a match, no further action is taken. 20 If not, then the process of sending re-synchronization signal J to the time division demultiplexing unit 610 is repeated until the channel ID from each from each decoder matches the pre-stored channel ID assigned to that decoder.

The output signals from the decoders (labeled K_{1,2,...N}) are
transmitted to respective data reshapers (642, 644, 646), such as Motorola model no. MC10H131. The waveform of signals K_{1,2,...N} will sometimes be distorted by noise such as thermal noise, shot noise, inter crosstalk, system bandwidth, etc. The data reshapers translate the decoded signals to their original signal waveform, and such "clean" signals form output signals 702, 704 and 706

25

30

WO 99/41863

PCT/US99/02602

The clock generator 650 receives clock from the time division demultiplexing unit 610, based upon the rate of the input signal, and provides a clock pulse to the decoders (632, 634, and 636) and the data reshapers (64, 644, and 646). Suitable clock generators are commercially available from vendors such as Motorola and National Semiconductor.

The multi-level applications of the TDM data transmission system 100 of the present invention can be further seen by viewing Fig. 1 along side Fig. 4, which shows an embodiment in which time division multiplexers 200-A, 200-B, and 200-C, are cascaded, that is, they transmit their respective output signals (such as, for example, terminal signals 102, 104, and 106 multiplexed into a single signal by time division multiplexer 200-A) to time division multiplexer 200-D, which then combines them and transmits the resultant multiplexed signal to DWDM multiplexer/transmitter 300, which may also receive other multiplexed signals from other time division multiplexers, such as time division multiplexers 200-E and 200-F. DWDM 15 multiplexer/transmitter 300 combines those signals and transmits the resultant signal over optical fiber 400 to DWDM demultiplexer/receiver 500, which demultiplexes those signals and transmits the resultant separate signals to time division demultiplexers, such as time division demultiplexers 600-A, 600-B, and 600-C. Time division demultiplexer 600-A demultiplexes the signal into separate signals and transmits such separate signals to time division demultiplexers 600-D, 600-E, and 600-F. Time division demultiplexer 600-D, by way of example, further demultiplexes the signal from time division demultiplexer 600-A into separate output signals, such as output signals 702, 704, and 706.

FIG. 5 shows an embodiment allowing bidirectional operation of the TDM data transmission system 100 of the present invention. Viewing Fig. 1 along side Fig. 5, the DWDM multiplexer/transmitter 300, optical fiber 400, and DWDM demultiplexer/receiver 500 are capable of bidirectional communication. Thus all that need be done is, at the transmitting station 110, to replace time division multiplexer 200-C (Fig. 1) with time division

PCT/US99/02602

.

demultiplexer 600-C (Fig. 5), and at the receiving station 120, replace time division demultiplexer 600-C (Fig. 1) with time division multiplexer 200-C (Fig. 5). The result of this substitution is that while time division multiplexers 200-A and 200-B function just as shown in Fig. 1, to transmit data from terminal signals (for example 102, 104, and 106) through the optical fiber 400 to the DWDM multiplexer/transmitter 300 and eventually form output signals (for example, output signals 702, 704, and 706), time division multiplexer 200-C, though located at the "receiving station" 120 of the system, transmits input signals (such as input signals 122, 124, and 126) in the reverse direction through DWDM demultiplexer/receiver 500, 10 optical fiber 400, DWDM multiplexer/transmitter 300, time division demultiplexer 600-C, and forms output signals (such as output signals 722, 724, and 726). The particular configuration shown (i.e., two time division multiplexers and one time division demultiplexer on what would be deemed in Fig. 1 to be the "transmitting station" 110) is by way of example only. A virtually unlimited number of configurations are possible depending upon the needs of the user. Fig. 6 shows a bidirectional embodiment of the cascade configuration of Fig. 5, in which what would be deemed the "transmitting station" 110 in Fig. 1 now contains six time division demultiplexers (600-G, 600-H, 600-I, 600-J, 600-K, and 600-L), and the 20 former "receiving station" 120 contains six time division multiplexers (200-G, 200-H, 200-I, 200-J, 200-K, and 200-L), again allowing bidirectional transmission.

In these bidirectional embodiments, as well as the unidirectional
embodiment shown in Fig. 1; the system will remain in operation when any
one or more input signals (such as 102, 106 or 124, for example) are
removed or added, or suspend or begin operation. The single scrambling
process (e.g., data scrambler 222 and unscrambler 622 of Figs. 2 and 3)
treat such an event as suspended operation of a signal source as a null
signal.

PCT/US99/02602

16

Having now described the invention in accordance with the requirements of the patent statutes, those skilled in the art will understand how to make changes and modifications in the present invention to meet their specific requirements or conditions. Such changes and modifications may be made without departing from the scope and spirit of the invention as set forth in the following claims.

5

10

25

PCT/US99/02602

WHAT IS CLAIMED IS:

- A modular time division multiplexing expansion subsystem for transmitting a plurality of incoming information-bearing signals between a first station and a second station over a single transmission medium, said subsystem comprising
- a first station including at least one multiplexer module, said multiplexer module comprising:
 - a plurality of data buffers, each data buffer receiving a respective one of said incoming information-bearing signals, and optionally deriving a respective input clock signal therefrom;
 - a channel identification generator for generating a unique pseudorandom channel identification code for each of said respective signals independent of any channel identification encoded in said respective signals;
- a plurality of encoders, each encoder receiving one of said unique

 pseudo-random channel identification code and sequentially adding different bits from said unique channel identification code to said respective signal at predetermined intervals, independent of any frame or synchronization signal within said signal, to thereby form an encoded data signal having a faster data rate than said respective signal;
 - a plurality of data scramblers, each data scrambler converting said encoded data signal into a format that can be directly modulated, transmitted and demodulated without signal boosters or amplification, according to a predetermined algorithm;
 - a time division multiplexing unit, for combining output signals from said plurality of scramblers, said time division multiplexing unit sequentially transferring an output signal from each scrambler at different time slot, and forming a time division multiplexed

18

30	signal for transmission from said first station to said second
	station; and
	a multiplexing clock, for receiving said optional data speed in the
	form of signals from one or more of the data buffers, and
	transmitting at least one synchronizing pulse hased thereon
3 5	a second station including at least one demultiplexer module, each
	demuluplexer module comprising:
	a time division demultiplexing unit, for dividing said multiplexed
	signal received from said first station, deriving the data speci-
	therefrom, and transmitting demultiplexed signals over a
40	plurality of data channels;
	a plurality of unscramblers, one for each data channel, each
	unscrambler receiving a demultiplexed signal from the time
	division demultiplexing unit and converting said demultiplexed
	signal back into said encoded data signal;
45	a demultiplexing clock, for receiving said data speed in the form of
	signals from said time division demultiplexer, and transmitting
	at least one synchronizing pulse based thereupon;
	a decoder for receiving said synchronizing pulse, removing said
	unique identification code from said encoded data signal, and
50	returning the signal substantially to its original form:
	an identification verifying unit, for comparing said unique
	identification code from a given signal with the predetermined
	unique identification code for that signals data channel, and
	for sending a synchronizing signal to said time division
55	demultiplexing unit if said identification code from said signal
	does not correspond to said predetermined identification code
	for that signals data channel;
	wherein said information-bearing signals may be transmitted between a first
	station and a second station over a single transmission media independent
60	of transmission format.


- 2. The modular time division multiplexing expansion subsystem of claim 1 wherein said data buffers, encoders, scramblers, channel identification generator, and time division multiplexing unit are able to operate over a wide range of data rates, whereby information-bearing signals may be transmitted between a first station and a second station over a single transmission medium substantially independent of data rate.
- 3. The modular time division multiplexing expansion subsystem of claim 1 wherein said channel identification generator and said identification verifying unit are substantially identical in structure.
- 4. The modular time division multiplexing expansion subsystem of claim 1 wherein said second station further comprises at least one multiplexer module for combining information-bearing signals and transmitting said multiplexed signal from said second station to said first station, and said first station further comprises at least one demultiplexer module for dividing said multiplexed signal received from said second station, for transmitting information-bearing signals from said second station to said first station, while other information-bearing signals continue to be transmitted from said first station to said second station.
- 5. The modular time division multiplexing expansion subsystem of claim 1 wherein said plurality of encoders add at least a first predetermined integer number of bits from the unique channel identification code after every second predetermined integer number of bits of said respective signal.
- 6. The modular time division multiplexing expansion subsystem of claim 5 wherein said first predetermined integer number is one and said second predetermined integer number is eight.

PCT/US99/02602


WO 99/41863

- 7. The modular time division multiplexing expansion subsystem of claim 1 wherein said data scrambler predetermined algorithm further comprises converting said respective signal by an Exclusive OR algorithm based upon predetermined binary number.
- 8. The modular time division multiplexing expansion subsystem of claim 7 wherein said predetermined binary number is at least seven bits in length.
- 9. The modular time division multiplexing expansion subsystem of claim 1 further comprising a first data buffer, a second data buffer and one or more subsequent data buffers, wherein if said multiplexing clock has not acquired data speed or lost data speed, said clock initially checks said first data buffer for data speed, and if no data speed is acquired, then checks said second data buffer, and if no data speed is acquired, in turn checks subsequent data buffers, repeating the pattern, until data speed is acquired.
- 10. The modular time division multiplexing expansion subsystem of claim 1 wherein said data scrambler further comprises a single chip with said Exclusive OR algorithm and said binary number contained therein.
- 11. The modular time division multiplexing expansion subsystem of claim 1 wherein said unique pseudo-random channel identification codes are stored in a shift registrar or in read-only memory.
- 12. The modular time division multiplexing expansion subsystem of claim 1 wherein said information-bearing signals received by said multiplexer module are at substantially the same data rate.

- 13. The modular time division multiplexing expansion subsystem of claim 1 further comprising one or more additional incoming information-bearing signals added to an input of said at least one multiplexer module after said multiplexer module is already in operation transmitting said plurality of incoming information-bearing signals, whereby incoming information bearing signals may be added or removed without disruption of service.
- of all of the above Claims wherein said at lest one multiplexer module further comprises a plurality of multiplexer modules wherein the output of at least one of said plurality of multiplexer modules forms the input of another of said plurality of multiplexer modules, whereby said plurality of multiplexer modules can be arranged in cascade fashion to accommodate a greater number of incoming information-bearing signals than a single multiplexer module could accommodate.
- of all of the above Claims wherein sald at lest one demultiplexer module further comprises a plurality of demultiplexer modules wherein at least one of said demultiplexed signals, output from at least one of said plurality of demultiplexer modules, forms the input of another of said plurality of demultiplexer modules, whereby said plurality of demultiplexer modules can be arranged in cascade fashion to accommodate a greater number of incoming information-bearing signals than a single demultiplexer module could accommodate.





SUBSTITUTE SHEET (RULE 26)





SUBSTITUTE SHEET (RULE 26)

3/7










WO 99/41863





INTERNATIONAL SEARCH REPORT

Interr nal Application No

A CLAS	SIFICATION OF SUBJECT MATTER		0.700 33702002	
IPC 6	H04J3/22			
	•			-
A		•		
According	to international Patent Classification (IPC) or to both national cla	meification and IPC		
	S SEARCHED			
IPC 6	documentation searched (classification system followed by class HO4J	ification symbols)		
			1	
Document	ation searched other than minimum documentation to the extent	that such documents are include	d in the finite compact	
Electronic	data hesa considered during the history			
	data base consulted during the international search (name of da	ta base and, where practical, se	arch terms used)	
		,		
		•		
				٠ ب
	ENTS CONSIDERED TO BE RELEVANT			
Category *	Citation of document, with indication, where appropriate, of the	e relevant passages	Relevant to c	isim No.
A	US 4 939 723 A (HARLEY JR THOM	AS J FT ALL		
	1 2 July 1880	TO U CI NEY	1-15	
	see column 1, line 6-12		1	
	see column 1, line 55-60			
	see column 2, line 56-62			
	see column 3, line 1-21		ľ	
	see column 4, line 50-68	•	-	•
	see column 6, line 4-27			
	see column 6, line 48-68		1	•
١ ١	ED 0 750 170 A (ALTROON 5) 500000			
۱ ۱	EP 0 758 170 A (NIPPON ELECTRIC 12 February 1997	; CO)	1-15	
- 1	see column 1, line 3-16	,		
	see column 1, line 42-53		1 .	
- 1	see column 2, line 36-54	•	1.	
!	see column 4, line 23-39			
			j .	
ſ		-/	·	
	•		1	
	•		1 ·	
V 5				
X Furth	er documents are listed in the continuation of box C.	X Patent family mem	pers are listed in annex.	
pecial cale	egories of cited documents :			
- documer	nt defining the general state of the art which is not	"I later document publisher or priority data and not	after the international filing date in conflict with the application but	
COLMIGG	ued to de of bautchier televance	cited to understand the	principle or theory underlying the	
eaner oc filing da	ocument but published on or after the international	"X" document of particular re	levance; the claimed invention	
documen	t which may throw doubts on priority claim(s) or cled to establish the publication date of shother	CHAINTY OF COUNTRIES IS	ovel or cannot be considered to when the document is taken alone	
CHARLOTT !	OLOUML SDACIN (ARROLI (TR. SDECII(SQ)	"Y" document of particular re	lovernor the cistment becomes	
documer other m	t referring to an oral disclosure, use, exhibition or	document is combined to	Involve an inventive step when the	
• comen	t published prior to the international importance and	ments, such combination in the art.	n being obvious to a person skilled	
12101 (14)	of the priority data claimed	"&" document member of the	some palent family	
us of the ex	ctual completion of the international search	Date of mailing of the in	emational search report	
20	May 1000		·	
20	May 1999	01/06/1999		
me and ma	alling address of the ISA	Authorized officer		
	European Patent Office, P.B. 5818 Patentinen 2 NL - 2280 HV Rijewijk	Commission Contract	•	
	Tel. (+31-70) 340-2040, Tx, 31 651 epo nt.	Tr	_	
	Fex: (+31-70) 340-3015	Traverso.	Α	

2



INTERNATIONAL SEARCH REPORT

Inter vial Application No PCT/US 99/02602

C.(Continue	RION) DOCUMENTS CONSIDERED TO BE RELEVANT	PCT/US 99	/02602	
Category *	. Citation of document, with indication, where appropriate, of the relevant passages			
	A served as		Relevant to claim No.	
A	EP 0 691 760 A (PLESSEY TELECOMM) 10 January 1996 see page 2, line 8-16 see page 2, line 57 - page 3, line 5 see page 4, line 34-40 see page 4, line 51-58		1-15	
A	DE 195 31 761 C (SIEMENS AG) 7 May 1997 see column 1, line 3-10 see column 1, line 66 - column 2, line 11 see column 2, line 55 - column 3, line 15		1-15	
	PATENT ABSTRACTS OF JAPAN vol. 016, no. 364 (E-1244), 6 August 1992 & JP 04 115735 A (MATSUSHITA ELECTRIC IND CO LTD), 16 April 1992 see abstract		1-15	
- 1				
]				
ļ	No.			
İ	·¥			
		1		
•				
!		,		
[]			. •	
. 1				
			•	
Ì	•		•	
.	•]		
	•		· ·	
	•	1		
İ	. 4			
		1		
-	•		. •	
			·	
1.	•	•		
			•	
		}		





INTERNATIONAL SEARCH REPORT

--ormation on patent family members

Interr nai Application No PCT/US 99/02602

Patent document cited in search repor	t	Publication date	Pater men	nt family nber(s)	Publication date
US 4939723	Α	03-07-1990	NONE	<u> </u>	<u> </u>
EP 0758170	A	12-02-1997		0051325 A 5739934 A	18-02-1997 14-04-1998
EP 0691760	Α	10-01-1996	EP 0 GB 2 GB 2 GB 2 US 5	691759 A 691763 A 291311 A,B 291298 A,B 291299 A,B 793509 A 872645 A	10-01-1996 10-01-1996 17-01-1996 17-01-1996 17-01-1996 11-08-1998 16-02-1999
DE 19531761	C	07-05-1997	NONE		

Form PCT/ISA/210 (patent family armex) (July 1892)